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Abstract. 
This document describes the theory and operation of a circuit to synthesize 
a sinusoidal waveform for use as a frequency reference. The direct digital 
frequency synthesizer features extreme stability, frequency accuracy and 
resolution, a microprocessor-compatible means of setting or rapidly changing the 
output frequency, and the ability to produce any periodic waveform by simply 
changing a ROM. 
Chapter 1 
Introduction and Purpose of Design 
Many applications, particularly in the field of microprocessor-controlled and 
other automated test equipment, require a very accurate yet highly flexible 
frequency reference. A very good example of such an application, in fact the 
one that originally led to the development of the circuit on which this thesis is 
based, arises from the need of cable television· system operators to be able to 
test the quality and characteristics of their signals at various points in the field. 
Cable And Local Area ~etworks, Incorporated (CALAN), manufactures a 
device unique to the cable television industry. It 1s a portable unit which 
permits one to do frcq1a·11cy swerp1ng and other tests on video signals. By 
allowing the user to select what frequencies are skipped during sweeps, 
interference with the \'ideo images a custorner receives 1s eliminated, yet 
complete data on signal strength can be obtained by sweeping at the lower and 
upper edges of the "'area,, in question. Other problems, including accidental 
deactivation of subscription decoders, are elin1inated as well. 
A direct digital frequency synthesizer (DDFS), using a slow 8-bit digital to 
analog (D/ A) converter, was used in the original design. I was asked to design 
a new circuit that could directly replace the existing one, yet provide 
improvements based on a number of priority-ordered criteria, including signal to 
noise ratio ( S / N), maximum operating frequency, frequency resolution, and 
power consumption. Other factors, including cost and method of construction, 
were to be considered somewhat less important. 
The final design based on these factors was a 1.24 volt (P-P) sinusoidal 
waveform synthesizer, having a maximum output frequency of 2.1 MHz, signal 
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to noise ratio of 72 dB, power consumption not to exceed 2000 mW, and able 
to change output frequency on command by a microprocessor. The DDFS is 
imbedded . ID a phase-locked loop (PLL) frequency multiplier circuit that 
generates the video frequency final output. The PLL arrangement multiplies the 
DDFS output by a factor of 285. 714, so to produce the specified 150 Hz 
frequency resolution at the output (needed for a future application), the DDFS 
output needed to be programmable in 0.525 Hz increments. For simplification, 
this figure was rounded to 0.5 Hz. 
This circuit as designed would operate to these specifications. However, 
due to board layout constraints, it was operated at one-quarter and one-eighth 
the 8.4 MHz clock speed for testing and e\' al uation purposes. The remainder of 
the theoretical discussion wi]] continue to assume it wi]] be operated at the 
rated 8.4 MHz speed, as a properly designed board would result in correct 
function at that speed. Chapter 4 will then elaborate on the actual operation 
at the reduced speeds. 
I. I Theory of Operation 
The name direct digital frequency synthesizer anses from the nature of the 
circuit, which produces an analog waveform from a digital . representation 
through use of a digital to analog converter. The output frequency is a simple 
function of a single necessary clock signal, used as a time reference. Recent 
advances in integrated circuit technology, particularly the availability and 
features 1 of the extremely fast Advanced CMOS logic family, high speed 
converters, as w~ll as the decreasing cost of larger, faster Read-Only Memories 
(ROMs) have made direct digital frequency synthesis more useful. Frequency 
limits, previously on the ,order of 100 KHz, are now well into the MHz range, 
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and the availability of 16-bit digital to analog converters (DAC's) allows signal 
to noise ratios as good as 96 dB. 
Because the direct digital frequency synthesizer uses previously-generated 
finite-precision representations of the output waveform, it is appropriate for use 
at any time a periodic waveform is required. A computer program, using any 
desired algorithm or mathematical equation, is normally required to make this 
representation. Since a sinusoidal signal was needed in this application, a 
simple Pascal routine utilizing a built-in function adequately served the purpose. 
By proper selection of the method of digitization, and the amount of memory in 
the DDFS, an output waveform of essentially any quality can be produced. 
1.2 DDFS Design Theory 
In direct digital frequency synthesis, the function sin (wt) is approximated 
by outputting the function sin ( wnT) (n = 0,1,2, ... ) where T is the rate at which 
digital words are converted in the 0/A converter; ~ is the clock frequency / . 
T C 
Desired 
frequency n 
J 
Accumulator - Clock ~ T 
J 
Memory 
address 
register 
J 
Memory D/A Low-pass -
filter 
Figure 1-1: Block Diagram of a Direct Digital Frequency Synthesizer 
The functional block diagram of a direct digital frequency synthesizer can 
be seen in Figure 1-1. 
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The output of the converter . 1s an exact sinusoid corrupted with 
deterministic noise due to the truncation caused by the finite length of the 
digital words. An n-bit word applied at the input of the DAC will produce a 
1 
worst-case noise power due to truncation of (] 2 - --
2n - 1 
or --6(n-1) dB. 2 For 
each bit added to the input word length, the spectral purity improves by 6 dB. 
One must then select a DAC having enough data inputs to meet the design 
requirement. In this design, n-= 12 bits arf:' required to obtain the required 72 dB 
S/N. 
Another consideration when selecting a DAC 1s that it rnust be able to 
convert input words to output voltages sufficiently fast. Since at the highest 
freq11t·ncy, a rrn111rn11rn of four points 1n the desired output waveforrn rnust be 
converted to obtain an accurate reproduction, the DAC rnust be able to be 
docked at least four t in1es the· rnaxirnun1 frequc>ncy needed at the' output, and 
its output must lwcorne stable before the next clock pulse occurs, sincf:' at that 
time the input word rnay r hange. Otherwise, the output will contain rnany 
harrnonics of th<· generated frequency which will not be rernove'd sufficiently by 
the low pass filter that follows the output. 
1. 3 Frequency Select Block 
A frequency control number rnust be presf:'nted at the input of the 
accumulator. This number, typically referred to as K, will uniquely determine 
the frequency that will appear at the output. In the synthesizer 
implementation, this number is binary and has no more than two bits less than 
the accumulator does. The reason for this is explained in the next section. 
The frequency control number represents a phase-angle increment which is added 
5 
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to the contents of the accumulator at each clock time. Recall that since the 
synthesized waveform is periodic, the phase-amplitude relationship applies. 
1.4 Accumulator 
The phase accumulator is perhaps the most important part of the design 
in that it determines the frequency range and resolution of the system. It is 
implemented as a set of latches holding N bits. This N-bit binary 
accumulator's purpose is to store ( and present to the next block) the phase of 
the wave shape at any point in time. At each clock time, the frequency 
control number K 1s added to the contents of the accumulator, and the result is 
placed back into the accumulator. In this way, a digital frequency control 
21rK 
nu1nber K will shift the phase of the accumulator output by radians per 
2N 
clock cycle. Figure 1-2 and Section 1.5 aid m the understanding of the concept 
of how phase is relevant in this design. 
Since a minirnum of four points will be taken per cycle of the generated 
wave (see section 1.2), the frequency control number must always have a value 
of not rnore than a quarter of the accumulator 1 s maximum value. This 
corresponds to a binary number representable with N - 2 bits. Of course, if the 
synthesizer did not need to operate at that high a frequency, correspondingly 
fewer bits in the control number would be needed. 
As the contents of the accumulator are increased, it will periodically 
overflow. This occurs corresponding to a phase change from 359 to O degrees. 
The rate of overflow is equal to the output frequency / 0 • The following 
equation relates the output frequency to the clock frequency, accumulator length, 
J(fc 
fo=Ji 
2 
and frequency control number K: 
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Since K can only have discrete integer values, the output frequency is an 
Jc 
integer multiple of This value is termed the frequency resolution of the 2N. 
system. Clearly, the frequency resolution 1s also the lowest nonzero frequency 
which can be produced ( K = I). 
By selecting a clock frequency of four times the maximum output 
frequency, one is able to immediately determine the accumulator length needed 
for any resolution. In this design, the accumulator length N is 24, the 
Jc 
minimurn value required for N::; 0.5 Hz. Recall that since / 0 was specified in 2 
the design (Section 1) as 2.1 MHz, Jc:-_ 4/0 R.4 MHz. 
1.5 Phnse to An1plitude C~ouverter 
This block is rssen ti ally a read-only n1ernory (ROM) that is prograrnmed 
to contain arnplitude inforrnation representing the desired waveforrn. To address 
the R01\1 by M bits is equivalent to dividing the O-to-360 degree phase circle 
(see figure 1-2) into 2M parts. 3 The exact angles stored in the ROM are not 
important; they rr1ust, however, be uniforrnly spaced. The program used to 
generate the ROM programrnmg data stores the entire sine wave rn ROM with 
the O O value at address O and the 360' value at address 16383, the highest 
possible value for the ROM chosen. The value of the number stored at any 
location is given by the equation sin [21r ( addre.,., ) ] first shifted by + 1 so 
. highe.,t addres., 
the result is nonnegative, and then scaled by 2n - 1 The scale factor is not 2n 
because the sine term has a maximum value of 2 and could not be digitized 
into only n bits if scaled that much. 
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Figure 1-2: 4-bit synthesized sine waveform. 
1.5.1 Memory requirements 
0 ... 
...... 
... ... 
... -
It has already been shown that ROM width is determined by system 
signal to noise ratio requirement. A specification must now be developed for 
ROM length requirements. 
Figure 1-3 shows how the generated sinusoid is made up of discrete points. 
The number of points P in the lowest frequency waveform which can be 
generated is clearly the number of conversions made in the time it takes to 
traverse all 360 ° of the wave. Mathematically, incrementing the accumulator 
f 
by the lowest possible value each cycle~ : increments (and conversions) occur 
2 
before the output has seen a full cycle and the accumulator has overflowed 
(assuming it started in a zero state). In the strictest implementation of the 
DDFS, where there is a memory location for each digitized point of the 
sinusoid, this is the number of words ·of amplitude information which must be 
stored in memory for presentation to the converter. However, when the output 
waveform has symmetry, or when spectral purity requirements are not extremely 
severe, it is possible to substantially reduce the length of the memory from this 
8 
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value. Address lines of ROMs are always connected to the high order bits of 
the accumulator. 
A 
1 
• 
• 
• 
• 
-1 
• 
• 
••• 
• • 
• • 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• • 
• • • 
• 
• 
• 
• 
• 
• 
• 
• 
• 
Figure 1-3: Digitized sinusoid. 
1.5.2 Reduction of required n1en1ory by relaxed spectral purity 
This design specified a spectral purity of 72 dB, corresponding to 12 bit 
digitization of the sinusoid. Because this is not extremely severe, memory can 
be reduced until there are just enough locations such that no two adjacent 
digitized points differ by more than one bit in amplitude. 
prevents undesirable harmonic content in the output. 
This restriction 
Since for a sine wave, dy is a maximum at zero, if the first two points in dx 
mernory are only one bit apart, the memory is sufficiently large. 12 bit 
digitization, as mentioned in section 1.5, gives a scale factor of 211 . Solving 
11 
· ( 
2
rr ) fi h dd b l 2 sin < I one 1nds that t e highest a ress must e at east maximum addre,3 -
12867 .96. The smallest standard memory with at least that many locations is a 
16K. Symmetry, as discussed in the next section, can further reduce this 
requirement. 
9 
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1.5.3 Symmetry 
Symmetry in the waveshape about either the 0-180 ° or the 90-270 ° axes 
can, by some additional logic, reduce the ROM length requirements each by a 
factor of two. A wave that is symmetrical about both ( as a sinusoid is) needs 
only a quarter of number of words in ROM as an unsymmetrical one assuming 
distortion at the output is to remain identical 1n both cases. 
The logical implementation of 4-quadrant symmetry to reduce the ROM 
length is this rnanner for a simplified ( 4-bit) synthesizer is presented by Hnatek 3 
and is reproduced in figure 1-4. 
.... 
0 
-ro 
:, 
E 
:, 
u 
u 
ro 
CV 
"' ro 
.c 
Q. 
E 
0 
... 
LL 
A(MSB) 
Address 
inverter 0-90° ROM 
\ 
w 
Read X ,__ __ 
only 
memory y 
z 
2·s Complementer 
Cl 
A" :[4 K 
B,. 
A3 IJ L To d1g1tal -
B3 4-Bit to andloq 
adder convertt-:r 
A;z I2 M 
B;z 
A1 Il N 
B, 
-
-
Figure 1-4: A simplified synthesizer for waveforms with 2-axis symmetry, to 
reduce the ROM length by a factor of 4. 
In Hnatek ~s circuit, the two most significant bit outputs from the 
accumulator determine the quadrant of the signal, and the remaining bits 
address the amplitude information stored in the ROM ( first quadrant values). 
The address of the ROM is inverted by bit B when the signal is in quadrant II 
or quadrant IV, and the output of the ROM is 2's complemented by bit A 
10 
(, 
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when the signal is in quadrants III and IV. Note also that his implementation 
must use a DAC whose inputs accept sign-magnitude format, and also that the 
inverter on the MSB is not needed for the circuit to operate ( although its 
removal makes the table of values in his text invalid). 
Even though the addition of logic to reduce memory requirements may be 
possible due to symmetry of the generated waveform, there are circumstances 
where it is not wanted. When overall power consumption is to be minimized 
and there are many bits addressing the ROM and feeding ~he DAC, as 1n this 
design, the addition of logic on all those lines becomes undesireable. A 16K 
ROM was required In this design if no synunetry was to be exploited. A 
careful look at the available 4K, 8K, and 16K drvices revealed that power 
consurnption was relatively constant over this size range, and the larger 
nwrnories were not considerably r11ore expensive. so a decision was made to store 
the en ti re w av ef orrn and corn pletely el i rni nate the extra logic. 
1.6 Digital to Analog Converter 
The DAC used in this design is a Brooktree BT105, which features 40ns 
max1n1urn settling time, 12-bit accuracy, and a registered input. Its fast 
conversion time was rnore than adequate for the required 2.1 MHz output, and 
the 12-bit latch on the input eliminated the need for additional circuitry 
between it and the ROM. Since the bit outputs of the ROM will not 
necessarily change at exactly the same time, some type of latch is always 
needed so the DAC will not have its inputs changing before the conversion can 
be completed. 
Section 3.2.3. 
The adv an tag es of this device are discussed again briefly in 
The input word of this device . . IS In straight binary format. All bits 
11 
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represent amplitude information which increases monotonically as the value of 
the binary input incr~ases from O to 212 - 1. Other formats for input words 
include sign-magnitude, 2's complement, and offset binary ( all bipolar codes) and 
8-4-2-1 BCD (a unipolar code). 4 
The BT105's current and voltage characteristics and required external 
component values were calculated from the equations given in the data sheet5 as 
follows: range of output Vx-=- 1.24 V (given in specification) 
R1 <; 500 (given in data, p. 2) 
select R1 -= 4 70 
b.v Ohm's law, / 
out 
R 
set 
5367 5367 
I 
out (mA) 26.383 
V 0 
X 1. 24 
47 
- 203. 4 2nn 
- 26.31t{ 1nA 
Si nee the in tern al voltage r('forence can vary by 1 Oo/c), Rut was selected as 
thr standard value 220n. Ex Jwri 1nen ta] f('sul ts on thr output voltage, pr('sen ted 
rn 1nore detail in Chapter 4, were actually within 8.9% of the calculated l .24 
volts. 
I. 7 Low P 11ss Filter 
A low pass filter must follow the current output to rernove high frequency 
noise caused by internal switching in thf' DAC. The cutoff frequency of this 
f, 
circuit is to be for maxin1um effectiveness yet acceptable attenuation of the 
4 
highest frequency outputs. 
Although active filtering is possible, the high gain-bandwidth product 
needed makes it very difficult to find suitable devices at this time. Using the 
equations for design of first order passive low-pass filters (which follow), a 
simple RC circuit (see Figure 1-5) was developed: 
12 
R 
Input C Output 
I 
Figure 1-5: First order LPF for filtering DAC output. 
W O ~= 2 7r JO :::: 2 Jf ( 2 . l.x 1 0 6 ) = 1. 3 1 9 5 X I O 7 
I I 
w -= - or R ·:_·· 
o RC u..'
0
C 
Table 1-1 shows the R values calculated bv setting C to some standard 
values. Several RC con-ibinations were used: this data appears 1n Section 4.S 
and the frequency response of the filter demonst,rating the best characteristics 
(rnarked with an asterisk in the table of \·alues) appears in Figure 4-14. This 
is discussed in detail in Section 4.5. 
13 
''.' 
'···-:·\ >1: ,/<'"JI f' I •, A • • 
Low Pass Filter Component Values 
C R R R 
(1.05 MHz clock (2.1 MHz clock) (8.4 MHz clock) 
0.01 µF 60.632 30.315 7.579 
0.005 µF 121.264 60.632 15.158 
0.001 µF 606.304 303.152 75.788 
* 2000 pF 303.152 151.576 37 .894 
1000 pF 606.304 303.152 7 5. 788 
·------
470 pF 1290.00 645.004 161.251 
-
-----
330 pF 1837.28 918.640 229.66 
- __ ,__ 
-----
-
220 pF 2755.92 1377 .96 344.49 
------~-~ >---------·-- --- ------ - ~ 
--
100 pF 6063.04 :Hl3 l.,12 757.88 
---··--· -----~ --- . -- -
·-- -- -· ------------ ~ --- --
----·-~--
47 pF 12900.1 6450.04 1612.51 
-- - -
18 pF 33683.5 16841. 76 4210.44 
-------- - -- --
·- -
-
--- - --- ----
- ---
Table 1-1: Table of sorn(" possible valuf's for cornponents in the 
first order LPF, which were tested during rvaluation. 
14 
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Chapter 2 
Digital to Analog Converters 
2.1 Types of Converters 
There are four . maJor ways for manufacturers to implement D/A 
converters.6The first two, the Weighted Resistor variety and the R-2R Converter 
normally have voltage outputs (and are inherently slower due to finite gain-
bandwidth of the output amplifiers present within the devices). The multiplying 
converter as well as the current-steering variety may have either current or 
voltage outputs. 
2.1.l Weighted Resistor D/ A Converter 
The weighted resistor converter operates by selectively closing a set of 
switches, which applies a voltage reference, often internal, through an 
appropriate number of binary-weighted resistors to a summing amplifier at the 
output. This is presented in Figure 2-1. Internally, such a device has one 
switch and one resistor for each bit, a reference voltage generator, and a 
summing element (typically an operational amplifier). 
8R (LSB) amplifier 
Figure 2-1: Weighted resistor D / A converter's internal arrangement. 
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In this example, a switch is closed if the appropriate input bit is a 1; 
otherwise the switch remains open. When a switch closes, current flows into 
the summing node. The amount of current is greatest for the msb and 
decreases by a factor of two for each lower order bit. 
For the purpose of analysis of this type of converter, one first assumes 
that the switches have zero resistance when closed, a reasonable approximation 
for most applications. As shown in the example, the switches have values such 
as to make the current flow into the sununing node proportion al to the binary 
weight of the res pee ti ve input bit a . The resistor in the rnsb position has the t 
value R and the value IS halved for each less significant bit. ThC' current I 
flowing into the S lH Il J1l lfl g node ]fl tern1s of th(• resist ,u1n's and t l 1 (' refrrence 
a 1 \'R a 2 \'H alVR al \'R 
voltage 
n Yl 
V IS I ------- -j t --·- ------R R 2R 2n - 2 R 2n IR 
This equation rnay br rew ri t t Pn as 
J = V R [a 
2n - IR n 
2 
V 
R \--., n - 1 21 
I O a· n - 1 L..Jt =- t 2 R 
The highest output current flows when all a coC'ffirients are I and has 
t 
V 2n - 1 
R 
value I - ---
max 
This type of converter is relatively inexpensive although it would not have 
been suitable for use in this design. In order to have 12-bit resolution, 12 
resistor values spanning a range of R to 212 R or 4096 times that would be 
needed in the device. Although new laser trimming procedures allow better 
control over resistor values during device fabrication, monolithic manufacturing 
of all 12 values is completely impractical due to the layout area required. 
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Although external resistors could be used, cost and . size are significantly 
increased, errors . In matching component values become involved, different 
temperature-dependent characteristics of the resistors contribute to inaccuracies, 
and finally, the summing buff er amplifiers located in these converters are often 
too contstrained by their gain-bandwidth product to operate at the specified 
frequency. 
2.1.2 R-2R Converter 
This type of d igi ta] to analog cor1 v e rt er. which is also ref erred to as a 
ladder network. uses onlv two resistor values in its construction: R and 2R. 
The prnnary advantage of th is type IS th at it 1s easily constructed 
rnonolithically. It dews, howe\·(·r. requ1n' <HJ(' nion· n•sist or per bit than the' 
binary weighted converter. 
Figun° 2-2 shows th(' ladd('r network used rn an R-2R D / A converter. 
Often, the 2R value is constructed of two R values 1n series. If the converter is 
to operate over a ten1perature range, the resistors rnust be of the same type (in 
order that they have the same temperature coeffiecients) \ and this rnethod works 
quite effectively in rnatching components (although it does increase the parts 
count). 
In addition to the usual converter defects of resistor errors and 
mismatched ten1perature coefficients, this type IS also susceptable to stray 
capacitance which introduces delay in response, particularly with high resistance 
values. Low resistance values tend to get errors from voltage drops across the 
switches. These voltage drops are difficult to match because the switch currents 
are different, but this is usually on]y significant in the higher order bits. High 
accuracy converters are sensitive to noise from both resistances as welJ as 
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I<. = 3H 
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l 
-
2R 
2R 
(a) 4-bit example. 
(b) General case. 
R 
R 
R 
Node 0 
LSB 
2R 
+ 
Figure 2-2: R-2R D / A converter's internal arrangement. 
inductive and coupling effects. 
The R-2R converters require a larger . conversion time for increasing 
number of bits, because the inductive and capactive elements in the circuit raise 
the settling time. Finally, internal voltage reference errors, if present, will 
directly affect the output. Converters designed for use with a varying externally 
applied reference ( often referred to as the analog input)~ called multiplying 
18 
converters, will be more accurate because they do not include reference voltage 
errors. The accuracy of the signal as applied will directly determine the 
amount of voltage reference error that will appear in the output. 
2.1.3 Multiply ling D / A Converter 
The multiplying converter has an output directly proportional to the 
product of the digital input and a variable analog reference voltage. This type 
of device is useful for such applications as analog display driving or graphic 
displays where vector multiplications must be generated. 6 
Multiplying converters ran be classified as one of four types: one 
quadranL two quadrant digital, two quadrant analog~ and four quadrant. These 
cat<>gories state the range of p<>rrnissiblf' digital and analog inputs for which the 
output rernains correct. A one quadrant converter requires a nonnegative analog 
input and considers tht' digital input always positive. resulting in a consistently 
nonnegative output; a two quadrant analog device allows any polarity of analog 
input and treats the digital input as a proportionality constant; the output of a 
two quadrant digital one rnay have the polarity of the analog input controlled 
digitally but always requires a nonnegative analog input; and a four quadrant 
device accepts all possible input combinations. 
2.1.4 Current Steering D / A Converter 
As stated previously, digital to analog converters are available with either 
current outputs or voltage outputs. The former do not include internal output 
amplifiers and are not subject to bandwidth restrictions normally imposed by 
them. DACs of this variety are very suitable to applications where high speed 
is important, such as in this frequency synthesizer. The device used in this 
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design is based on a current steering type of architecture. 
One of the fastest types of D / A converters are those that use this current 
steering architecture. These converters use switches controlled by the numerical 
input to direct current sources to the output or to ground. 
discussion of this type of DAC follows. 
.. 
A complete 
2.2 Detailed Description of Current Steering DAC Architecture 
This type of converter is implemented in complimentary MOS technology 
because, as stated, it operates on the principle of discretely switching current 
sources. The switching devices are field-effect transistors, and they will connect 
the current sources either to the output terrninal or the ground plant> dt>pending 
on the digital input. 
The Brook tree BT I 05 is a typical high-quality example of a current 
steering DAC, and it will (as discussed in Section 3.2.3 be used in the physical 
implen1entation of this synthesizer. It is a monolithic CMOS device whose 
functional block diagrarn is presented in Figure 2-3. 
Cl..OCK 
(Bt10S) 
00-Dll 
VAA 
FSADJUST 
IREF 
IOUT 
AGND 
Figure 2-3: Block Diagram of a Current Steering DAC. 
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Although the internal structure of the device is not discussed in the data 
other than to state that it is "a segmented architecture in which bit currents 
are routed to either IOUT or AGND by a sophisticated decoding scheme," some 
things are known. The device contains a 12-bit latch which store the digital 
inputs for conversion between clock pulses. It is likely that it biases a group of 
internal transistors in their region of operation where they appear as current 
sources, and uses the output of a demultiplexor connected to the latch to 
control other transistors which act as mutually exclusive switches to send the 
fixed current to the appropriate terminal. The device is said to use identical 
current sources, and al though there will probably be a few resistive components 
inside, there is no need for precision resistor rnatrhing as in other types of 
converters. This type of converter design by definition produces the excellent 
range of supply voltage and transfer characteristics representative of all CMOS 
devices. 
2.2.1 Equivalent Circuits 
The Brooktr<'e data sheet shows a few equivalent circuits describing some 
of its internal arrangements, which are often useful in representing inputs, 
outputs when it 1s utilized in a systern. 
Figure 2-4 1s the equivalent circuit for the digital inputs. It indicates that 
regardless of the state of the input, there will be virtually no input current and 
the input will see an extremely high impedance, as the gate terminal of 
MOSFETs is almost completely isolated from its source and drain with the 
exception of a very small capacitance that generally is only considered at 
extremely high frequencies. 
Figure 2-5 shows the equivalent circuit of the reference amplifier, which 
21 
VAA 
Figure 2-4: Equivalent circuit of the BT105 digital inputs. 
stabilizes the full scale output current against temperature and power supply 
variations. Measurements (presented in Sections 4.1.2 and 4.3.2) show that it 1s 
very effective 1n acheiving this. 
PSADJUsr 
Figure 2-5: Equivalent circuit of the BTIOS reference amplifier. 
Figure 2-6 indicates the value of parasitic internal capacitance on the 
current output of the device. Since one can approxirnate the value of the stray 
and load capacitance by measurement or knowledge of the equivalent circuit of 
the input of any devices which happen to follow. and knows by design the value 
of the load resistor (which converts the current output to a voltage), a 
reasonable estimate at maximum operating frequency can be made. The load 
resistance in this circuit is 47fL If the stray and load capacitance were kept 
below about 110 pF, the device could still operate to its maximum rated 
frequency of 25 MHz. 
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Bt104/10S 
VAA 
., 
. i 
. 
1our 
T -lSpF RL C(stray + load) 
Figure 2-6: Equivalent circuit of the BT105 current output. 
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Chapter 3 
Construction 
The complete schematic diagram for this waveform synthesizer is shown in 
Figure 3-1. The clock signal was provided from a simple CMOS circuit (shown 
in Figure 3-2), based on a Schmitt-trigger inverter, driven by a sinusoidal 
voltage from a signal generator. 
3.1 General Construction Considerations 
Several important factors had to be considered during the construction of 
this circuit which are not irnrnediately apparent in the schematic. Perhaps the 
rnost irnportant of these 1s that of power supply d('Coupling, although 
experirnental rPsults showed that an efficient layout of the board 1s essential In 
reducing noise 1n the output. 
3.1.1 Power Supply Decoupling 
High speed and advanced CMOS integrated circuitry of the nature used in 
this synthesizer differs frorr1 other logic families, TTL for example, m that very 
large current spikes are drawn frorn the power supply during transition times. 
When CMOS gates switch, there IS a brief period ( on the order of a 
nanosecond) 7 during which both transistors in the gate output buffer are 
partially on. During this interval, the device draws a substantial supply 
current, producing a current spike on the V and ground leads to the device. 
cc 
Such a current spike may exhibit di as high as 5000 A/ s. 7 Note that most of 
dt 
the device's power consumption occurs as a result of these spikes. The number 
and magnitude of the spikes increase with the number of gates in the package 
24 
'', ... 
• 
-
I 
I 
... ,-
I 
..__ 
I 
L. .......... 
-~-
I 
P'requenc7 
Control 
•• 
,_ 
Nua,bcr 
--
I 
I t~ I L. ..... , __ ~ 
-~ 
I 
11 
Cl 1-
I 
I 
' 
I l.. .. .... t 
I 
I 
rrequenc7 i 
·--·--- -Select------ -b LalohH 
Frequenc7 
Set Clock 
... 
-
.. 
lf--fii"""I -
-
~ I 
-
J__ I 
r 
-
-
-
_...J ~ 
-
i ___ J 
J.. ...... -~ -
. 
.-, 
:r: I 
[" 
-r 
-
-~ 
-
--
= _j it 1--
t .... 
~-· 
-~ 
--
,--I 
• 
 
;_[.~ 
-• ~ 
-r--HO ,_ 
.. 
..... 
l.. ... -...... - .. .... 
·-·· 
Accurulalor 
._r 
M 
~--------- -- ... 
... 
Al N 
-··--- ... 
-J 
"' 
.... 
AIO l'\l 
All Cil 
>-~ • 
~ Al N 
- AO tT 
-·· 
f-
- -
--
-
-
- -
-
---
._ ... 
·-~ 
,_ -
-- M IO 
,.. 
.:f N ,.. 
-J 
- .. 
..... 
AIO N 
- All Cil a1 
)> 
--- AO 
- Al 
--- Al 
A3 
·- -
. .................. 
·-················-····················-····· 
- -·--------
Phue lo 
Ampltlude 
Converhr 
--------------- --
BT105 12-bil 1, NL.a 
. .. I 
" 
1• 
II 
lj 
l 
l 
I 
• DII 
- /\a.<>* 
IQ 
..................................... 
I 
I 
! 
b 
Syalem 
Clock 
DAC 
~ -~ 
~--
.__ 
I!!..-
.01 01 
=- ...= =::= 
:---i 
L-J 
. 
> R-2100• 
b 470: >R, 
• 
__ ~J 
T...ulum 
-,,,,:T 
.. 
V 
-.::i_ 
>. 
•0 
nalo1 
ulpul 
.2~V I 
J_ 
-
..... 
Q.) 
N 
...... 
UJ 
Q.) 
....c: 
;....) 
~ 
>, 
if) 
:>, 
u 
~ 
il.) 
;:::, 
O' 
<l) 
..... 
~ 
,,_ 
co _._~_c-r-.: 
;....) 
b.O 
0 
....., 
u 
<l) 
I-. 
....... 
0 Li) 
<+-. N 
0 
E 
co 
I-. 
tl.O 
co 
0 
u 
µ 
co 
E 
Q) 
....c: 
u 
if) 
,-.j 
I 
M 
<1) 
J.-t ;::, 
bO 
•r-1 
~ 
74'.:l'-
2 
Sin~wav~ ,n ~ 3 
" :5V @ fc 
~ 6 
9 8 N.( 
11 10 
N.C 
13 12 
N.C 
7 GND Vee l< 
-5 
Figure 3-2: Schematic Diagram of Clock Generator. 
that are changing state, and in general, there will be more transitions, and thus 
higher po\ver consumption, as the clock speed goes up. A disturbance of the 
magnitude of these spikes will react with the distributed inductance of the 
supply wiring, producing significant voltage transients on the positive supply and 
ground lines. Consequently, power supply decoupling capacitors are needed to 
reduce these transients so they do not appear in the output due to imperfect 
power supply rejection, and also so they do not lower the supply voltage at any 
porn t rn time to below the device ·s operation al range. 8 
Despite the precautions of using a rather large (0.1 µF) high frequency 
ceramic disc capacitor on each chip used in the design, significant voltage 
deviations were measured along the supply rails on the board. 
figures on peak levels are presented in Section 4.1.1. 
3.1.2 Unnecessary power consumption 
The actual 
All unused CMOS inputs will be connected to either of the supply rails to 
prevent the input from floating. Floating inputs will always cause the power 
consumption of the device to increase. 
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3.2 Physical Implementation 
This circuit was constructed on a protoboard with particular attention to 
minimizing the length of wires in the circuit. In addition to careful placement 
of the integrated circuits on the board, the program which generated the data 
for the ROMs rearranged the positions of the bits at the output so they more 
closely match the inputs on the DAC. 
3.2.1 Accumulator 
The accumulator section was in1plernented by using thre<' 74AC374 8-bit 
latches man uf act ured by Fairchild Srrnicond uctor9 as the rnernory element 
storing the current phase of th<' output waveforrn. Advanced CMOS integrated 
circuitry was used because thC' design specification for max1rnurn clock frequency 
could not be rnet with high-speed CI\10S. However, HCI\10S was used to store 
th<' current frequency hecause that set of latches was only clockPd occasionally, 
when the output frequency nPeded to bf' changed. The con tents of the 
frequency select latches are addt:>d to the contents of the accumulator at each 
clock time by six 7 4A C283 4-bi t adder chips. At the time of construction, 
RCA Solid state was the only cornpany that rnanufactured that device. 10 
3.2.2 ROM selection 
The phase to amplitude converter section was implernented using two Intel 
27128A 16Kx8 EPROM chips. It must be noted that to m1n1m1ze power 
consumption and maximize speed and performance, these are not the best choice. 
Unfortunately, the availability of equipment to program the memory devices of 
choice was not sufficient to allow their use. Unusual programming voltages and 
times . were often required, and in order to proceed with construction, the Intel 
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,; devices (which each consumed more power than any other component on the 
board, and nearly twice as much as the next lower one) had to be used. Many 
other suitable devices may be located. 11 If one were actually going to take 
advantage of the symmetry as described earlier, a shorter memory would be 
adequate. Some wider CMOS EPROMs, such as a 4096xl6 manufactured by 
Waferscale Integration, 12 would eliminate the need for two chips, and operate 
with much faster access times and consume only a small fraction of the power. 
In a practical application, different rnemory chips would be a definite necessity. 
In the current design, there were five unused data outputs on one of the 
rnernory chips, bee a use 12- bit conversion required only 11 data bi ts from the 
output of the IIl('Inory. Thcrt'fore. if th(' circuit were ('Ver extended to operate 
at 16 bits, the <'Xtra data lines would be irnrnC'diately available: reprogramrn1ng 
the EPROI\1 and connPrting the data bits would br the only necC'ssary change. 
3.2.3 Digital to analog converter 
The fi flal sect ion of the design 1s the device to change the digital 
arnpli tude inforrna tion in to an analog voltage. Because the frequencies to be 
generated were very high, only a lirnited number of converters would be useful. 
After exan1ining an extensive list of what was available, th<· Brooktree BTI05 
was selected because it had rnore than adequate settling time to produce an 
excellent quality signal, and its power consumption (since it is a CMOS device) 
is very low compared to most other converters. Additional power was saved 
because it had registered inputs, so the latches normally needed between the 
ROM and the converter were already present in the device. Although it was 
rather expensive, its other specifications, particularly linearity and physical size 
of the package, were equally attractive. 
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Chapter 4 
Experimental Results 
All of the experimental measurements taken on the circuit of Figure 3-1 
are presented in this chapter. Measurements were taken while operating at a 
clock frequency of both 1.05 MHz and 2.10 MHz, both binary fractions of the 
original design speed. 
In addition, it was determined that thf circuit functioned much better in 
general when the supply voltage was reduced from 5 to 3.6 volts. The 
7 4A C37 4 latches c hangPd st ate much n1ore reliably when the supply voltage was 
below 4.8 volts, and signal to no1sc irnproved gradually as supply voltage was 
decr('aS('d. Th<'refore. data will lw pr<'sentPd against supply \'oltagc as well as 
operating and gerl('rated fr('CpH'ncy. 
One can draw se\·eral conclusions about the circuit as a result of the data 
presented 1n this chaptc,r. First, the circuit should be operated below 5 volts: 
preferably at 3.6 for both signal to Iloise ratio and power consurnption. Second, 
the circuit and its filter both function better at higher clock frequencies, and 
should perforrn rnuch better at its designed speed, although probably not with 
its theoretical S/N figure. Finally, verv careful attention must b(' given to 
reducing power supply noise spikes, high frequency inductive effects of board 
layout, and cross coupling of clock, logic. and output signals, or the output 
signal quality will be seriously degraded, and 12-bit conversion may be pointless. 
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4.1 Static Output Waveform Characteristics 
As this circuit 1s designed to operate as a frequency reference, a 
substantial amount of data was taken while it was operating at a constant 
frequency. 
4.1.1 S/N ratio 
The construction of this circuit on a protoboard instead of a well-designed 
printed circuit board substantially degraded the signal to noise ratio of the 
output signal. Actual HI\.1S signal to noise will br better than what 1s 
rneasurrd, b('caus(' pPak no1sP voltages were us<'d 1n calculations hecause of the 
lack of a reasonable way to meas11n' its R\1S value. Coupling <'ffects in tht' 
nwt.al parts of the hoard ca11s<'d a significant amount of the clock signal to 
appear in the output waveform. In add it ioI1, the frc,quency of the clock 
(particularly wheil run at 2.1 !\11-Iz) lwga11 to rnake inductiv<' effects in the 
hoard noticeable in the' power supply and logic signal lines. Power supply 
spikes w(~H' not reduced by th(' decoupling capacitors to levtls necessary to 
achieve theoretical signal to noise figurt>s. The noise on the power supply rails 
appeared as ringing with an intial peak which was about 25c;c larger than the 
rnean r101se level. Th(' noise varied positionally along thr rail. At low output 
frequencies, the 74AC374 latches were the noisiest chips, but as output 
frequency increased, the adders becarne active and surpassed the latches in noise 
levels measured on the supply lines. The DAC had about as rnuch noise as the 
ROM over the entire range of output frequency, and they became noisier than 
all the other chips when the circuit was operating at or above half its 
maximum frequency. The peak levels of the power supply noise for each chip 
in the circuit are presented in Table 4-1. Changing the value, type, or amount 
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of capacitors used to decouple the supply didn't affect the measured supply rail 
noise very much, indicating that the noise was mostly a result of high frequency 
effects, and not inadequate decoupling. In fact, the decoupling capacitors used 
are an order of magnitude larger than some CMOS design information indicate 
are necessary .13 The noise on the ground rail virtually the same as that on the 
positive supply. In order to attain the theoretical output quality, this noise 
would have to be eliminated by the use of ceramic chip capacitors located below 
the actual integrated circuits, thereby reducing the inductivf4p effects of needlessly 
increased lead lengths. These effects become increasingly severe when more 
gates are included 1n one device~ as well as when the distance from the 
decoupling capacitor increases. 7 
Measurements were taken on the circuit when it was not being clocked 
and compared to those taken when the circuit was being clocked but set to 
generate a DC output to determine exactly how much of the noise in the 
output signal was a result of the clock. The frequency of the noise (again of a 
ringing nature) was twice that of the clock. 
are summarized in Table 4-2. 
These figures, taken at V =-=-5.0 V 
cc 
Unfiltered signal to noise ratio was somewhat improved with increasing 
supply voltage. This effect was only seen at the lower frequencies (incrementing 
bi ts below 11 or 12 only; above that, there was virtually no change) and 
amounted to an improvement in the output signal as voltage increased from 3.6 
to 4.5 volts of almost 5 dB (from 27.66 to 32.35 dB S/N), but the degredation 
' 
in filter performance at all frequencies as a result of increasing the supply 
voltage made it counterproductive. 
S/N was not only a function of supply voltage, but also output frequency. 
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Power supply . (peak values) noise 
IC Clock Noise Comments 
Freq. (volts) 
74AC283 1.05 MHz 0.18 0 Hz output 
74AC283 2.10 MHz 0.18 0 Hz output 
74AC283 1.05 MHz 0.44 Ao incrementing 
74AC283 2.10 MHz 0.48 Ao incrementing 
74AC283 1.05 MHz 0.44 A~ incrementing 
I 
74AC283 2.10 MHz 0.48 A., incrernrnting 
I 
74AC374 1.05 MHz 0.275 0 Hz output 
------~-------~---------
7 4AC37 4 2.10 MHz 0.290 0 Hz output 
-------
-
~---
---
74AC374 1.05 J\,1Hz 0.44 A0 inc remn1 ti rig 
----------
~ 
--
--------------
74ACa74 2.10 MHz 0.40 Ao ir1crrrr1('I1ting 
74AC374 1.05 MHz 0.44 A~ increrr1en ting 
I 
74AC374 2.10 MHz 0.40 A~ i ncremrn ting 
I 
~ 
-------
27128A 1.05 MHz 0.12 0 Hz output 
--
27128A 2.10 MHz 0.13 0 Hz output 
-
27128A 1.05 MHz 0.26 Ao i ncrernen ting 
27128A 2.10 MHz 0.34 Ao incrementing 
27128A 1.05 MHz 0.50 A., incrementing 
I 
27128A 2.10 MHz 0.55 A~ i ncrernen ting 
I 
BTIOS 1.05 MHz 0.12 0 Hz output 
BT105 2.10 MHz 0.13 0 Hz output 
BT105 1.05 MHz 0.26 Ao incrementing 
BT105 2.10 MHz 0.34 Ao incrementing 
BT105 1.05 MHz 0.52 A 7 incrementing 
BT105 2.10 MHz 0.54 A 7 incrementing 
Table 4-1: Peak power supply noise measured at each integrated circuit 
under various output conditions. 
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Effects of clock signal on S /N 
Clock Freq. S/N figure 
0 Hz 33.74 dB 
1.05 MHz 14.26 dB 
2.10 MHz 13.91 dB 
Table 4-2: Signal to noise ratio as related to clock frequency 
for a DC output. 
Therefore, the supply voltage was set to its optimum level for a filtered output 
(3.6 volts) and two sets of readings ( one for each standard test clock frequency) 
were taken against output frequency. These plots are graphed in Figure 4-1. 
The signal to noise ratio measured before and after the addition of a filter as a 
function of frequency is given in Figure 4-2. 
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Figure 4-1: Unfiltered signal to noise vs. output frequency 
at both test clock speeds. 
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vs. output frequency 
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Figure 4-2: Signal to noise vs. output frequency before and after 
the addition of a low pass filter at V = 3.6 V and / = 1.05 MHz. 
CC C 
4.1.2 Frequency stability 
The frequency stability and phase continuity of this circuit should be 
consistent against both time and temperature. No observable deviation in 
frequency was evident regardless of the output being generated across time: 
output is consistent as long as the circuit's frequency control latches remained 
in the same state and the clock is stable. This proves that not only was the 
clock circuit used adequate to test this circuit, but also that there were no 
detectable errors in generating the next phase angle and updating contents of 
the accumulator. The specifications of the devices used in the design would 
indicate this would be the case well beyond the original designed output 
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frequency. 
As a test to determine usefulness of this circuit under field conditions, the 
entire board was cooled with component freezing spray to below = 60 ° F. There 
was no detectable effect on circuit operation at any frequency. 
4.1.3 Frequency accuracy 
The performance of this circuit In the area of frequency accuracy may be 
evaluated In terms of two criteria: frequency resolution, the srnallest increment 
by which the output can be controlled; and frequency predictability, the ability 
to predict the output frequency that will be generatc,d when more than one bit 
of thr frequency select latch is set by adding together thf' previously rneasured 
output frpquencies that f'ach ir1crernenting bit genrrated. This predictability 
serves to prove the linearity of thr output frequency: the output frt>quency given 
any rnulti-bit nurnber in tlw frequf'ncy selrct latch is always thf' surn of the 
individual output frequencies associated with the select latch bits that are set. 
The frequency resolution of the design was measured to be within 0.208% 
at both clock frequencies, corresponding to a difference in frequency from the 
design specification in the fourth decimal place. The output signal frequency at 
both clock speeds is plotted on a base-2 log scale in Figure 4-3. The graph 
indicates that the output signal is a more linear function of input when the 
clock frequency more closely rnatches that at which the circuit was designed to 
operate. The endpoints on the graph correspond to frequencies of 0.12526 Hz 
and 66.667 KHz (1.05 MHz clock), and 0.25052 Hz and 133.333 KHz (2.10 MHz 
clock). The full range of output frequencies produced when exactly one bit of 
the accumulator is incrementing is given in Appendix B. 
The accuracy of this circuit in terms of frequency predictability 1s very 
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Figure 4-3: Output frequency vs. digital input at Vee= 3.6 Y. 
high. All tested combinations of two and three bits showed that the output as 
measured was within 3% of the sum of the generated output frequencies 
measured when only one bit was incrementing. 
representative section of this data. 
4.1.4 Distortion 
Table 4-3 contains a 
Although no figures were taken on total harmonic distortion because of the 
difficulty in generating an exact sinusoid in phase with the output, it was 
apparent when the output waveform was visibly distorted. 
For an unfiltered output (V cc ==3.6), a granular characteristic could be 
noticed when bit 16 ( 128 samples per cycle) was incrementing ( at both the 1.05 
and 2.1 MHz clock speeds). The waveform began to have noticeable ringing 
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Frequency predictability data 
1st 2nd Output Predicted Deviation 
bit bit frequency output (%) 
10 11 387.60 398.25 - 2.674 
10 12 649.35 664.91 - 2.340 
11 12 780.64 800.00 - 2.420 
09 13 1111.11 1097.59 + 1.232 
12 13 1550.39 1564.25 - 0.886 
11 14 2322.88 2328.57 · 0.244 
13 14 3115.26 3092.80 t-0. 726 
12 15 4750.59 4700.03 1 1.076 
14 15 6172.84 6228.60 0.895 
·-~ --· -
-
12 16 8912.66 8866.66 + 0.519 
- ------------ -- -
15 16 12422.4 12500.0 0.621 
09 17 16666. 7 16733.3 0.398 
-~ ----~ 
Table 4-3: Predicted and actual outputs generated by adding a binary word 
containing exactly two l 1s to th(· accun1ulator at each clock cycle. 
noise and exhibit stepwise changes in level as bit 17 {1.05 MHz) or bit 18 
(2.1 MHz) . . was rncremen trng. Incrementing bit 18 (1.05 MHz) or bit 19 
(2.1 MHz) caused the output to change level in a sufficiently discrete manner to 
allow one to count the nurnber of samples per cycle (32 and 16 respectively). 
Without a filter, there was no useful output above those frequencies. 
The effect of adding the passive low pass filter was tested while clocking 
the circuit at 1.05 MHz. In addition to improving signal to noise ratio, 
discussed later in Section 4.5, it drastically irnproved distortion, and the 
following observations relating the incrementing bit to the appearance of the 
output were made: 
0-18 No apparent distortion (notice that the frequency where 
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distortion first appears has doubled). 
19 Discrete samples are visible, but waveform is not significantly 
distorted. 
20 Waveform 1s distorted, but much more sinusoidal, and might 
be useable 1n some applications. 
21 Waveform may be useful in some applications as a direct 
result of the addition of the filter. Some DC first appears in 
the output (output now varies between 0.25 volts and 1.0 
volts with some clipping on both peaks). 
22 Filter converts a squar(' wave (2 samples per cycle) with 
ringing into a triangular wa\·(· with a DC offset ( output ranges 
fron1 0.4 to 0.8 vol ts). The square wave ranges from 0.() to 
0.7 volts. 
A good filter (probably active) should irnprov(' performance further. In a 
critical application, howevfr, it seems unlikely that a useful waveform could be 
generated which contains only 4 sarnples per cycle as the theory states should 
be possible. 8 samples per cycle should be n1ore than adequate, at least in 
terms of distortion. 
4.1.5 Output level accuracy vs. frequency 
The peak to peak voltage of the output ( v cc -=3.6) was measured against 
frequency at both test clock speeds. This information 1s graphed in Figure 4-4. 
At 1.05 MHz, the m1n1mum voltage ( 1.195 V) represented a deviation of 
-3.629% of the designed 1.24 V; the maximum voltage ( 1.350 V) exceeded the 
design by +8.871 %, while the average ·voltage (1.242 V) was only off by 
+0.181%. The standard deviation of the voltages at this clock frequency was 
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Figure 4-4: Output volt.age vs. output frequency at V 3.6 volts. 
cc 
0.0539. 
At 2.1 MHz clocking speed, the minimum voltage (1.200 V) represented a 
deviation of -3.226% of the designed 1.24 V; the maximum voltage (1.305 V) 
exceeded the design by +5.242%, while thf average voltage (1.2482 V) was 
incorrect by +0.665%. The standard deviation of the voltages at 2.1 MHz was 
0.0398. 
The P-P output voltage generated is independent of the supply voltage, 
which reinforces that the converter produces current, and not voltage, outputs 
accurately over its range. However, as described in Section 4.4.2, varying the 
supply voltage did have a noticeable effect on its zero offset. 
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4. 2 Dynamic Output Waveform Characteristics 
4.2.1 Rate of change of frequency (settling) 
This circuit, as expected, demonstrated the ability to change its output 
frequency without discontinuities, . voltage spikes . the output any noise, or In 
signal, beginning at the next clock cycle after the value . the frequency select In 
latch was changed. The filter that followed the output had a sufficiently high 
cutoff that no delay due to charging of the filter capacitor could be observed. 
4.3 Power Supply Asp~cts 
Siner one of the mon· 11seful dwracterist ic~ of this design is its low power 
consurnption. data was collect(·d or1 each int<'grated circuit cornporwnt against 
clock frequency, output frequeIJcy, and supply voltag('. 
The standard advantages to using Ci\10S cornponents was quiu, clear in 
static situations. A general trcIJd that was observtd 1s that power consumption 
increased with increasing nurnb(·r of high outputs. 
4.3.1 Power consumption 
The power consurnption of the circuit was rneasured for each integrated 
circuit on the board against both \' and output frequency. With the 
cc 
exception of the negligible power drawn by the frequency select latches (which 
were nearly always in a static condition, and whose power use would only be 
significant if for some reason the rest of the circuit was unpowered and their 
state was to be maintained for long periods by battery), the adder chips used 
the least amount of power. The six chips each required a different amount of 
power, and the consumption of the ones drawing the most and least against 
supply voltage for both test clock frequencies are presented in Figures 4-5 ~nd 
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Figure 4-5: Power consurnption vs. supply voltage for the 74:\.C'283 adder 
chip drawing the least power. 
4-6 respectively. The power consumption of the 7 4AC283 adder chips 1s 
independent of the output frequency. 
The IC ranking next in power requirernents was the 74AC374 latches used 
in the accumulator. Although its power consumption was affected only slightly 
by v ary1ng V cc~ it was greatly affected by the clock frequency as well as 
whether any bits were incrementing ( that is, whether a non-DC output 
frequency was being generated). Table 4-4 shows the important ranges of power 
consumption for these latches operating at V ==3.6 volts. The latch power is 
cc 
an almost linear function of how many of its outputs are changing. The static 
' power consumption of these devices is negligible. 
The power consumption of the digital to analog converter was higher yet, 
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Figure 4-6: Power consumption vs. supply voltage for the 74AC283 adder 
chip drawing the most power. 
74AC374 latch power consurnpt ion figures 
clock hold clear one bit maximum 
freq. power incrementing power 
1.05 MHz Latch 1: 2.81 mW Latch 1: 45.36 mW Latch 1: 57.60 mW 
Latch 2: 7.13 Latch 2: 11.52 Latch 2: 100.8 
Latch 3: 0.76 Latch 3: 86.40 Latch 3: 104.4 
2.10 MHz Latch 1: 2.81 Latch 1: 45.36 Latch 1: 65.52 
Latch 2: 7.13 Latch 2: 11.52 Latch 2: 143.6 
Latch 3: 0.76 Latch 3: 86.40 Latch 3: 129.6 
Table 4-4: 7 4AC37 4 latch power consumption in some significant 
operating conditions. 
and remained constant within 3.6% over the entire range of output frequencies 
given fixed V cc and clock frequency. Its power requirements did increase greatly 
as the supply voltage was increased, but clock frequency had an almost 
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Figure 4-7: Po\ver consurnption of the converter as a function 
of supply voltage. 
negligible effect. This information is presented graphically rn Figure 4- 7. 
Although the situation \.Vould be much different had a different RO.i\,1 been 
used (such as one selected on the basis of the design criteria instead of the 
ability to program it)~ the power consurnption of each ROivf chip was nearly 
twice that of even the converter, making the actual implernentation of this 
circuit completely inappropriate to its original intended use in a portable 
application. The power consumption of the ROM chips was independent of 
output frequency and clock speed, and was only a function of supply voltage. 
The figures for both memory chips in the design are presented in Figure 4-8. 
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Figure 4-8: Po\ver consumption of the RO!V1s .as a function 
of supply voltage. 
4.3.2 Power supply rejection 
The ability for the circuit to ignore . noise on the power supply line was 
tested bv the application of a sinusoidal voltage onto the positive rail near the 
converter. The noise that appeared at the output as a result of this was 
somewhat greater than what would be expected according to the data sheet had 
it only been applied to the converter. The rejection of disturbances on the 
power supply changed as the frequency of the applied noise voltage; this data is 
expressed in Table 4-5. Note that the last column of the table contains the 
predicted value of the voltage that must be added to the power supply to 
achieve a noise figure of 1 % of the generated output signal voltage, assuming 
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Frequency PSRR Noise level for 1 % 
(Hz) (dB) of output signal 
(volts) 
100 30.14 0.386 
1000 26.02 0.248 
10000 36.48 0.933 
Table 4-5: Effects of applied power supply noise on the output signal. 
that the V noise is added linearly. 
cc 
4.3.3 Maximum clocking frequency 
The rnaxirnum spet'd of thf' clock for this circuit has not beC'n d(,termined. 
Note' that the' circuit of Figun' 3-2 1s not satisfactory for opf'rating at the 
original design spC'ed because it llSPs a f]()flllal (not advanct'd) Cl\10S dtvice. 
However, because thr clock signal was specified as b(·ing available frorn 
elsewhere in the original rnic roproccssor s v stern this c ire u it was to be a part oL 
this was considered unirnportant. 
4.4 DAC Pararneters 
The power consumption of the convert.er has previously been graphed 
(Section 4.3.1). 
4.4.1 DAC linearity 
The linearity of the converter is defined as how accurately a given 
constant incremental change 
. 
In its digital input will produce a constant 
incremental change in its analog output. It is a direct measurement of the 
quality of a converter, as nonlinearity will always have a negative effect on the 
performance of a circuit. Because of the importance of knowing how linear the 
DAC is, five different linearity measurements were taken. The first two 
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(Figures 4-9 and 4-10) show the linearity of the DAC as the input word 
changes in the low order bit, at the low and high end of the converter range 
respectively. 
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Figure 4-9: Converter output voltage vs. input value, incrernented by 1, 
at the low end of its range. 
Figures 4-11 and 4-12 show the linearitv as the input is changed by 32, at 
the low and high end of the converter range. Figure 4-13 shows converter 
linearity as the input word changes from zero to its maximum value by an 
increment of 256. 
Examining the graphs, one recognizes that the converter is extremely linear 
in all of the tested ranges. The best fit to a straight line exists in Figure 4-13, 
where scale allows the entire converter range to be displayed. It seems to 
function best in all respects when the output voltage is near its upper limit: the 
46 
. . ~ ' ,- " : ~· . •. ,.· ,···· 
DAC Linearity 
{at upper end of range) 
1.176.-------------------, 
1 .17 4 -------------------------------------------------------------------------------------------- --
-en 
_. i 1.172 -------------------------------···----------···------------------------------------ ---------·-------------
(1) 
~ 1.170 -----··················-·········--·-··········---··------------- --··········-----------···-················· 
== 0 
> 
_. 
1 .168 ··········-·····--·····-··········-······· 
::J 
a. :5 1.166 ···············---· --··················· -······································-····-························· 
0 
~ 1 .164 ····························---···--···························-·················································· 
0 
1.162 ·················-·····-···················- ··························································· 
1 .160 1-------,~~~~~~~~~~~--.------.----r--~ 
4063 4067 4071 4075 4079 4083 4087 4091 4095 
4065 4069 4073 4077 4081 4085 4089 4093 
DAC digital input 
output 
Figure 4-10: Converter output voltage vs. input value, incrernented by 1: 
at the high end of its range. 
remammg linearity graphs will reveaL on close examination ( more easily when 
the graph is not reduced), that there are less ""discontinuities" and that they are 
lower in magnitude at the higher end of the converter ,s range. However, the 
performance of the converter overall is excellent, as shall become evident in the 
following sections. and it was a very good choice for this application. 
4.4.2 Effect on the converter of varying the supply voltage 
As stated in Section 4.3.2, the converter,s operation is very consistent as 
supply voltage is adjusted. It rejects power supply noise quite well, and its 
current output is constant over a wide range of V . The only effect that cc 
changing the supply voltage had on the converter other than the contamination 
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Figure 4-11: Converter output voltage vs. input value, incremented bv 32, 
at the low end of its range. 
of the output already discussed was that its Zf'ro offset voltage was changed 
slightly. This deviation appeared as the input to the converter was held at 
zero (or some other fixed value) and its output voltage was measured as the 
supply voltage was adjusted. The converter\; output voltage for zero input 
increased by 6.757% as the supply voltage was increased by 38.89% from 3.6 to 
5.0 volts, but the output voltage for all input bi ts set increased by only 0.366% 
over the same range. 
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Figure 4-12: Converter output voltage vs_ input value, incremented by 32
1 
at the high end of its range. 
4.4.3 Delay for full scale voltage change (DC) 
To determine the ability for the converter to change its output quickly, 
the input to the device was varied alternately between its minin1un1 and 
maximum value (0 and 212 - 1) at each clock cvcle. The converter was able to 
change its output full scale and settle in 0.5µs with overshoot of 4.48%. 
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0.2 -·····-····--···· ···---······--··············--····--·····-····--····--····--····-·····--····-················· 
0.1 -····-- ··--····---·········-·····--····-·····--····--····--····--····--··---···········--····--·····-·····-···· 
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Figure 4-13: Converter output voltage vs. input value. incren1ented by 256~ 
over its entire range. 
4.4.4 Overshoot vs. frequency 
The overshoot of the DAC, that is, how far above or below the correct 
and stable voltage level its output deviates as it attempts to change 1n response 
to a new digital input. Rather than testing the DAC directly: the overshoot 
was measured on the output waveform as a function of the output frequency. 
This information is presented in Table 4-6. Overshoot for this converter is not 
observable below the first entry in the table, but then indicates a general 
improvement as the output frequency increases. 
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Overshoot vs. output frequency 
bit Overshoot Percent 
incrementing voltage overshoot 
15 0.02 to 0.2 volts 1.49 to 14.9 
16 0.02 to 0.2 1.49 to 14.9 
17 0.02 to 0.14 1.49 to 10.45 
18 0.04 to 0.14 2.99 to 10.45 
19 0.02 to 0.1 1.49 to 14.9 
20 0.08 5.97 
Table 4-6: Overshoot measured at the output as a function of 
generated frequency at tht> 1.05 MHz clock spef'd. 
4. 5 Low pass filter 
The d egre<' of i r n prov ernen t rn sign al to fl 01sP r a tl o which a p µeared i Tl th(' 
output as a result of the use of a filter was found to be dt>pendent on three 
factors: output frequeIJry. clock frequency, and supply voltagt. The best filter 
perforrnance was observc>d at low Ver (2.8 volts for 1.05 MHz, and 3.4 volts for 
2.1 MHz), low clock frf'quency~ and low output frequency (although th<' use of a 
filter reduces distortion. producing a potentially useful waveforrn for an 
additional two bi ts, near the upper limit of operation). 
The filtered and unfiltered s/n ratios have already been plotted against 
frequency 1n Figure 4-2. 
The best overall circuit performance was acheived when using the filter 
indicated in Table 1-1 at V =3.6 volts and clocking at 1.05 MHz. Its cc 
frequency response is presented in Figure 4-14. Under the same conditions 
except clocking at 2.1 MHz, the circuit worked slightly better at low output 
frequencies but slightly worse at high output frequencies with the filter utilizing 
the 220 pF capacitor. None of the other filters functioned particularly well. 
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Figure 4-14: Measured LPF frequency response. 
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Chapter 5 
Modifications and Application 
5.1 Generntion of nlternnte wnveforms 
Alternate waveforms could be generated by this circuit simply by replacing 
the existing sine-ROM's with ROM's containing the new information. Addition 
of more ROM/converter sets would allow one to generate a number of 
waveshapes at the output simultaneously. 
Certain waveforms, specifically square 1 triangular, and sawtooth, are even 
easier to irnplement. A squart' wave can be ohtainrd at the output by using 
the most significant bit of the accumulator dirt'ctly. A sawtooth wave results 
when the output of the accumulator is applied directly to tbe DAC. l:se of the 
rnsb of the ace urn u la tor to complement tlH' other arc u n1 ulat or bi ts ( then 
presented to the DAC) produce a triangular wavt>. 
This flexibility in changing output waveforrns rnak(' this circuit very useful 
1n the area of test equipment. By simply adding a binary counter to control 
the frequency, a sweep generator can be made. 
5.2 PC Board layout considerations 
At frequencies at or above those now being used in this circuit, a designer 
should be aware of some potential problems in manufacturing a printed circuit 
implementation. One should certainly expect noise effects and signal 
degradation effects similar to those documented in Chapter 4. 
recommendations for printed circuit layout 14 include: 
1. Keep lead lengths between groups of power pins at a m1n1mum to 
reduce inductive ringing. 
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2. Maintain separate power and ground planes for the digital and 
analog signals. The analog ground plane area should encompass all 
the converter ground pins, any external voltage reference circuitry, 
power supply bypass circuitry for the converter, the analog output 
traces, and any output amplifiers. The regular ground plane area 
should encompass all the digital signal traces, excluding the ground 
pins, leading up to the converter. The analog ground plane should 
be connected to the regular ground plane at a single point through a 
ferrite bead. The same holds true for connection of the analog and 
regular power planes. 
3. Exercise care to prevent portions of the rPgular power and ground 
planes do not overlay portions of thP analog power or ground planes 
unless they ran be arranged such that tht:' planf' to plane noise is in 
cornmon mode, to reduce interplanar noise coupling. 
4. Decouple the power supply by placing chip capacitors under the 
converter to remove noise spikes on the analog power and ground 
planes. Although the BT105 contains circuitry to reject power 
supply nQ1se, the rejection decreases with frequency. The 
recommended layout of capacitors around the converter is presented 
in Figure 5-1. 
5. Connect active termination resistors for the digital inputs, if any, to 
the regular power and ground planes. 
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Figure 5-1: Suggested locations of decoupling capacitors 
in the vicinity of the BTIOS. 
6. Isolate the digital inputs of the converter from the analog outputs 
and other analog circuitry. Do not allow the digital input signals to 
overlay the analog ground and power planes. 
7. Place any external output amplifier (converting the current outputs 
to a voltage) as close as possible to the converter. Connect the 
amplifier's power terminals, as well as any power terminals of 
external voltage references, to the analog planes. 
8. Maximize high frequency power supply rejection by having the output 
signal overlay the analog ground plane and not the analog power 
plane . 
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Another means of minimizing noise would be to implement the circuit in 
surface mount technology .15 Unfortunately, at the time this circuit was 
constructed, most of the devices were still in the evaluation stage and were 
unavailable in surface mount. Brooktree was still considering whether it would 
package the converter that way at all. The other major ACL manufacturers 
were also having serious difficulty agreeing on pin assignments for the device, 
because some felt that perforrnanc{' would be best if the power pins were kept 
in the corners, while others would relocate thern to the center. 16 In fact, to 
avoid a collision with current standards, TI was forced to change its numbering 
senes for the dPvices because it chose to ust· the, cC'ntrally locatt>d power pins. 
Their currPnt ACL s<·rJ<'S rn1mlwrs an· 7,1:\COO for corner-pin d<·vicPs, and 
74ACIIOOO for center-pin devices. 
5 .3 Filter I1uproven1ents 
F ii tration of the output to ren1ov (' high freq U{"ncy noise generated by the 
conversion 1s necessary for the highest quality signal. A first order filter, used 
in this design. would probably not be the best choice if one was going to 
produce a number of units for industry. Although it bas been stated earlier 
that many active filters art' unsuitable due to gain-bandwidth restrictions, a 
higher-order filter usmg discrete transistors would not, with proper device 
selection, be subject. to such restrictions over the circuit's operational range. If 
the required output frequency is not extremely high, a good op amp would work 
well. Output signal quality can be expected to improve significantly, because 
the converter is actually designed to drive a virtual ground, and it is not. 
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5.4 Synthesis of higher frequencies 
This type of waveform synthesizer is limited to operation beginning at DC 
and increasing to a quarter of its clock frequency. In many applications, 
including the sweep analyzer manufactured by CALAN, an offset range, perhaps 
beginning at a few hundred megahertz and extending upward from there by a 
quarter of the clock frequency, is needed. Fortunately, high speed phase-locked 
loops (PLL's) and frequency rnultipliPrs exist which f'nable this to become 
reality. 
5.5 Ability to set or chnnge phnse or frequency nt any ti1ne 
Tht> dirrct digit.al frequency synthesizer ill the forrn pr<'sented has no phase 
discontinuities ill thr output. evPn when the frequf'r1cy is changed by modifying 
the frequency control nurnber. How<'ver, the circuit inunediately lrnds itself to 
applications when" Oil(' needs to lw ablr to set tl1<· phase of the output to a 
specified valuf'. lrnplf'rrwnting the accurnulator with latches having set/reset 
control would accomplish this if one could locate the parts. Another rr1ethod, 
probably n1on' usrful 1n a practical situation, would be to have two complete 
accurnulators enabled 1n a mutually exclusive fashion. The one not selected 
would have the desired starting phase value clocked into it just before it was 
selected. By simply changing which accumulator addressed the ROM, synthesis 
of a waveform beginning at any preset phase would be possible. Phase 
discontinuities, when needed, are thereby achieved. Similarly, an adder placed 
between the accumulator output and the phase to amplitude converter (ROM) 
would allow one to phase shift the output by changing that value added to the 
accumulator before its output drives the ROM's address lines. The user can 
exactly control every aspect of the output. 
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The versatility of this circuit, combined with technological changes in 
speed, cost, and availability of logic, memory, and converters make it the only 
logical choice for high accuracy, high resolution frequency references in test 
equipment. 
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Appendix A 
/j 
S /N to Noise Voltage Table 
Desired Max. . noise 
S/N (dB) (mV) 
10 392.12 
16 196.53 
20 124.00 
24 78.239 
--
30 39.212 
32 31.147 
----
40 12.400 
~------ --~------
48 4.9365 
---- - - -- - ------- ----~----- - -- --~ 
50 :L 9212 
------- ·-
56 1. 9653 
----- --- ----
60 1.2400 
- -- --- - . --- ·- - - - -·- -·----- - - -- - - -
64 0. 7834 
~~-~-
70 0.3921 
72 0.3114 
-
80 0.1240 
90 0.0392 
96 0.0197 
Table A-1: Noise voltages required for a given signal to noise figure. 
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Appendix B 
Generated Frequency Table 
Freq. select latch to output freq. relation 
Accum. bit Output freq. Output freq. 
incrementing (1.05 MHz) (2.10 MHz) 
00 0.1253 Hz 0.2505 Hz 
01 0.2506 0.5008 
---
02 0.5007 1.0010 
03 1.0010 2.0013 
~-
--------
04 2.0027 4.0000 
--
---------
05 4.0000 8.0645 
-- . - - -------
06 8.3333 16.260 
~ ---- - --- - ------ --- -----
---- - ----
07 16.129 32. 787 
~- -----
08 32.258 64.267 
--
-------
09 66.667 133.33 
--- ----- -- - -- -- ----
10 131.58 261.43 
. ---- ·-- -------
---
1 1 266.67 524.93 
---- - --- ---~ . --- -
----
12 s:13.33 1046.0 
---~--
13 1030.9 2105.3 
14 2061.9 4184.1 
15 4166. 7 8333.3 
16 8333.3 16667. 
17 16667. 33613. 
18 33333. 66667. 
19 66666. 133333 
I 
Table B-1: Table representing the source of the graph 
of Figure 4-3. 
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Appendix C 
Notes on Schematic 
The notes in this appendix apply to the schematic diagrams shown in 
Figures 9-1 and 9-2. 
1. Pin numbers, power supply connections, and 0.1 µF 
capacitors on every chip not shown except as noted. 
supply connections are as follows: 
27128A ROM: V 24· GND . 12. • ~ pin - pin -- ~ cc , 
74AC273: V 20· GND . l 0. • - pm - pin cc 
' 
• 74AC283: \' pm 16· GND pin 8. cc 
' 
• 7 4HC374: \' prn 20· GND pm l 0. cc 
' 
2. All capacitors 1n µF unless otherwise noted. 
decoupling 
The power 
3. All capacitors on thr sc htrnatic are cerarn1c disc unless otherwise 
noted. 
4. All resistors In n unless otherwise noted. 
5. See BTl 04 1 l 0[> data sheet~ Figure 5, for decoupling capacitor layout. 
0.01 µF ceramic chip capacitor not used in test design. 
6. R1 on the main schematic is a 1 % metal film device. Rset may, in 
some designs 1 need to be adjusted above or below its calculated value 
by 10% to compensate for internal differences in the converter. 
7. Chip enable/ select connections are not shown on the main schematic. 
The label given by the manufacturer, the pin number, and its 
connection is listed below. 
• 27128A ROM: CS2 (18) == Vee; CS1 (20)== GND. 
• 74AC273: MR (1, chip clear terminal) == Vcr. 
• 74HC374: OC (1, output enable) == GND. 
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